(06 Marks)

(08 Marks)

(06 Marks)

(06 Marks)

| USN | | | |
|-----|--|--|--|
|-----|--|--|--|

CMOS domino circuit?

8

b.

M.Tech. Degree Examination, February 2013

CMOS VLSI Design

Max. Marks: 100 Time: 3 hrs.

| | | Note: Answer any FIVE full questions. | |
|---|----------------|--|---------------------|
| 1 | а. b. | Derive an expression for the drain current of an nMOS enhancement mode FET. Draw the output characteristics and mark regions of operation. (08 Marks) Explain the following second order effects: | |
| | | i) Body effect ii) FN tunneling iii) Hot electron effect (12 Marks |) |
| 2 | a. b. c. | Using output characteristics, explain the working of a CMOS inverter. What is the effect of β_n/β_p ratio on the output characteristics? (08 Marks Draw the small signal AC equivalent circuit of a MOSFET and obtain expressions for output conductance and transconductance in linear and saturation region. (06 Marks Draw the circuit diagram of a BiCMOS inverter which provides true one and true zero at | s) 1t s) |
| | | outputs and explain its working. (06 Marks | i) |
| 3 | a. | Draw the sketches of the process steps involved in p well CMOS fabrication and list out th masks used. (08 Marks | e s) |
| | b. c. | Draw sketches of MOS layers and transistors using λ based design rules. Using combined voltages and scaling method. Obtain scaling factors for: i) Number of gates ii) Channel resistance iii) Power dissipation/gate. (06 Marks) | |
| 4 | a. b. | Show that the inverter pair delay is invariant. What are the issues to be considered while driving large capacitive loads? Derive a expression for the width factor and number of stages when a chain of inverters is used to drive a large capacitive load so their the delay through the chain is minimum. (08 Marks) A particular section of layout includes a 3 λ wide metal path which crosses a 2 λ wide layout layo | n to s) le |
| | | polysilicon path at right angles. Assuming that the layers are separated by 0.5 μ m thick layer of SiO ₂ , find the capacitance between the layers. The polysilicon layer in turn crosses 4 λ wide diffusion line at right angles to form a transistor. Find the gate to channel capacitance. Compare it with the metal to poly capacitance already computed. Assum $2\lambda = 5 \mu m$, relative permittivity of SiO ₂ = 3.9, gate to channel capacitance for 5 μ m technology = $4 \times 10^{-4} \text{pF/}\mu\text{m}^2$. | a el ne m |
| 5 | a. b. c. | Derive expressions for V_{OL} and V_{OH} in the case of an nMOS NOR2 gate. (08 Mark Explain the working of a CMOS TG in terms of its output voltage. (06 Mark Draw circuit diagrams of two input MUX and XOR gate with minimum transistors usin TGs. | s) ig |
| 6 | a. b. | Show that the maximum output voltage of a pass transistor is restricted to V _{DD} -V _{th} when the input and gate voltages are VDD. Give physical reason for the same. (10 Mark Bring out the differences between ratioed and ratioless three stage dynamic shift register. What is the reason for such a nomenclature? | :s) :s. |
| 7 | a. b. | List out the differences between combinational and sequential circuits. (06 Mark Discuss the general principles of band gap reference and obtain an expression for $V_{\rm BE}$. (08 Mark | • |
| | c. | What is the basic drawback of a CMOS dynamic circuit? How it is overcome in the case of | |

What is latch up? Suggest remedies to overcome the same.

Describe clock generation and clock distribution techniques.

Draw circuit diagrams of NAND2 and NOR2 gates, using CMOS.