

**M.Tech. Degree Examination, February 2013**  
**CMOS VLSI Design**

Time: 3 hrs.

Max. Marks:100

**Note: Answer any FIVE full questions.**

- 1
  - a. Derive an expression for the drain current of an nMOS enhancement mode FET. Draw the output characteristics and mark regions of operation. (08 Marks)
  - b. Explain the following second order effects:
    - i) Body effect
    - ii) FN tunneling
    - iii) Hot electron effect
 (12 Marks)
- 2
  - a. Using output characteristics, explain the working of a CMOS inverter. What is the effect of  $\beta_n/\beta_p$  ratio on the output characteristics? (08 Marks)
  - b. Draw the small signal AC equivalent circuit of a MOSFET and obtain expressions for output conductance and transconductance in linear and saturation region. (06 Marks)
  - c. Draw the circuit diagram of a BiCMOS inverter which provides true one and true zero as outputs and explain its working. (06 Marks)
- 3
  - a. Draw the sketches of the process steps involved in p well CMOS fabrication and list out the masks used. (08 Marks)
  - b. Draw sketches of MOS layers and transistors using  $\lambda$  based design rules. (06 Marks)
  - c. Using combined voltages and scaling method. Obtain scaling factors for:
    - i) Number of gates
    - ii) Channel resistance
    - iii) Power dissipation/gate. (06 Marks)
- 4
  - a. Show that the inverter pair delay is invariant. (06 Marks)
  - b. What are the issues to be considered while driving large capacitive loads? Derive an expression for the width factor and number of stages when a chain of inverters is used to drive a large capacitive load so their the delay through the chain is minimum. (08 Marks)
  - c. A particular section of layout includes a  $3\lambda$  wide metal path which crosses a  $2\lambda$  wide polysilicon path at right angles. Assuming that the layers are separated by  $0.5 \mu\text{m}$  thick layer of  $\text{SiO}_2$ , find the capacitance between the layers. The polysilicon layer in turn crosses a  $4\lambda$  wide diffusion line at right angles to form a transistor. Find the gate to channel capacitance. Compare it with the metal to poly capacitance already computed. Assume  $2\lambda = 5 \mu\text{m}$ , relative permittivity of  $\text{SiO}_2 = 3.9$ , gate to channel capacitance for  $5 \mu\text{m}$  technology  $= 4 \times 10^{-4} \text{ pF}/\mu\text{m}^2$ . (06 Marks)
- 5
  - a. Derive expressions for  $V_{OL}$  and  $V_{OH}$  in the case of an nMOS NOR2 gate. (08 Marks)
  - b. Explain the working of a CMOS TG in terms of its output voltage. (06 Marks)
  - c. Draw circuit diagrams of two input MUX and XOR gate with minimum transistors using TGs. (06 Marks)
- 6
  - a. Show that the maximum output voltage of a pass transistor is restricted to  $V_{DD} - V_{th}$  when the input and gate voltages are  $V_{DD}$ . Give physical reason for the same. (10 Marks)
  - b. Bring out the differences between ratioed and ratioless three stage dynamic shift registers. What is the reason for such a nomenclature? (10 Marks)
- 7
  - a. List out the differences between combinational and sequential circuits. (06 Marks)
  - b. Discuss the general principles of band gap reference and obtain an expression for  $V_{BE}$ . (08 Marks)
  - c. What is the basic drawback of a CMOS dynamic circuit? How it is overcome in the case of a CMOS domino circuit? (06 Marks)
- 8
  - a. What is latch up? Suggest remedies to overcome the same. (08 Marks)
  - b. Draw circuit diagrams of NAND2 and NOR2 gates, using CMOS. (06 Marks)
  - c. Describe clock generation and clock distribution techniques. (06 Marks)

\* \* \* \* \*

Important Note : 1. On completing your answers, compulsorily draw diagonal cross lines on the remaining blank pages.  
2. Any revealing of identification, appeal to evaluator and /or equations written eg.  $42+8 = 50$ , will be treated as malpractice.